

WHAT IS CLAIMED IS:

- 1 1. A semiconductor chip comprising:
  - 2 a semiconductor substrate;
  - 3 a first active region disposed in the substrate;
  - 4 a second active region disposed in the substrate;
  - 5 a resistor formed in the first active region, the resistor including a doped region formed
  - 6 between two terminals; and
  - 7 a strained channel transistor formed in the second active region, the strained channel
  - 8 transistor including first and second stressors formed in the substrate oppositely adjacent a
  - 9 strained channel region.
- 1 2. The chip of claim 1 wherein the channel region comprises a first semiconductor material
  - 2 having a first natural lattice constant and the first and second stressors each comprise a second
  - 3 semiconductor material having a second natural lattice constant that is different than the first
  - 4 natural lattice constant.
- 1 3. The chip of claim 2 wherein the second natural lattice constant is larger than the first
  - 2 natural lattice constant.
- 1 4. The chip of claim 2 wherein the first semiconductor material comprises silicon and the
  - 2 second semiconductor material comprises silicon and germanium.
- 1 5. The chip of claim 4 wherein the transistor is a p-channel transistor.

- 1 6. The chip of claim 2 wherein the second natural lattice constant is smaller than the first  
2 natural lattice constant.
- 1 7. The chip of claim 2 wherein the first semiconductor material is silicon and the second  
2 semiconductor material comprises silicon and carbon.
- 1 8. The chip of claim 7 wherein the transistor is an n-channel transistor.
- 1 9. The chip of claim 1 wherein the doped region has a doping type that is opposite to a  
2 doping type of a portion of the semiconductor substrate underlying the doped region.
- 1 10. The chip of claim 1 wherein the doped region has a doping concentration in the range of  
2 about  $10^{16}$  to about  $10^{19} \text{ cm}^{-3}$ .
- 1 11. The chip of claim 1 wherein the doped region has a n-type doping.
- 1 12. The chip of claim 1 wherein the doped region has a p-type doping.
- 1 13. The chip of claim 1 wherein the transistor further comprises a gate dielectric overlying  
2 the channel region, the gate dielectric comprising a high permittivity dielectric selected from the  
3 group consisting of aluminum oxide, hafnium oxide, hafnium oxynitride, hafnium silicate,  
4 zirconium oxide, zirconium oxynitride, zirconium silicate, yttrium oxide, lanthanum oxide,  
5 cerium oxide, titanium oxide, tantalum oxide, and combinations thereof.
- 1 14. The chip of claim 13 wherein the transistor further comprises a gate electrode overlying  
2 the gate dielectric, the gate electrode is formed from a material selected from the group

3 consisting of poly-crystalline silicon, poly-crystalline silicon-germanium, a metal, a metallic  
4 nitride, a metallic silicide, a metallic oxide, and combinations thereof.

1 15. The chip of claim 1 wherein the semiconductor substrate comprises a bulk semiconductor  
2 substrate.

1 16. The chip of claim 1 wherein the semiconductor substrate comprises a semiconductor-on-  
2 insulator substrate.

1 17. A method of forming a semiconductor chip, the method comprising:  
2 providing a semiconductor region comprising a first semiconductor material with a first  
3 natural lattice constant;  
4 forming first and second active regions in the semiconductor region;  
5 forming a gate stack over the second active region;  
6 forming a masking layer over the first active region;  
7 after forming the masking layer, forming at least one recess in a portion of the second  
8 active region not covered by the gate stack;  
9 growing a second semiconductor material in the at least one recess, the second  
10 semiconductor material having a second natural lattice constant that is different than the first  
11 natural lattice constant;  
12 forming source and drain regions in the second active region to form a strained channel  
13 transistor;  
14 removing the masking layer; and  
15 forming a semiconductor component in the first active region.

1 18. The method of claim 17 wherein the step of forming first and second active regions  
2 comprises the steps of:

3 forming trenches to define the active regions;

4 filling the trenches with a trench filling material; and

5 doping the active regions.

1 19. The method of claim 17 wherein forming the second semiconductor material comprises  
2 performing a chemical vapor deposition step.

1 20. The method of claim 17 wherein forming the second semiconductor material comprises  
2 performing a selective epitaxy step.

1 21. The method of claim 17 wherein forming a semiconductor component comprises forming  
2 a doped region in the first active region to form a resistor.

3 22. The method of claim 21, further comprising forming at least two electrical contacts that  
2 are electrically coupled to the doped region.

1 23. The method of claim 21 wherein forming the doped region comprises performing an ion  
2 implantation step.

1 24. The method of claim 17 wherein forming the source and drain regions comprises  
2 performing an ion implantation step.

1 25. The method of claim 17 and further comprising forming a cap layer overlying the second  
2 semiconductor material, the cap layer comprising the first semiconductor material.

1 26. The method of claim 17 wherein the gate stack comprises a gate electrode overlying a  
2 gate dielectric.

1 27. The method of claim 26 wherein the gate stack further comprises a gate mask overlying  
2 the gate electrode.

1 28. The method of claim 17 wherein the second natural lattice constant is larger than the first  
2 natural lattice constant.

1 29. The method of claim 17 wherein the first semiconductor material comprises silicon and  
2 the second semiconductor material comprises silicon and germanium.

1 30. The method of claim 29 wherein forming source and drain regions comprises P-typed  
2 doped regions.

1 31. The method of claim 17 wherein the second natural lattice constant is smaller than the  
2 first natural lattice constant.

1 32. The method of claim 17 wherein the first semiconductor material is silicon and the  
2 second semiconductor material comprises silicon and carbon.

1 33. The method of claim 17 further comprising a step of forming silicide on the gate stack,  
2 the source region, and the drain region of the strained channel transistor.

1 34. The method of claim 17 further comprising steps of:  
2 forming contact etch stop layer over the resistor and the semiconductor component;

3           forming passivation layer over the contact etch stop layer; and  
4           forming contacts to the resistor and transistor through the contact etch stop layer.

1   35.    The method of claim 17 wherein the semiconductor component comprises a transistor.

1   36.    The method of claim 35 wherein the transistor comprises a strained channel field effect  
2 transistor.

1   37.    The method of claim 35 wherein the strained channel transistor comprises a transistor of  
2 first doping type and wherein the semiconductor component comprises a transistor of a second  
3 doping type.

1   38.    The method of claim 35 and further comprising:  
2           forming a disposable film over the second active region, the disposable film overlying the  
3 gate stack; and  
4           processing the disposable film to form disposable spacers on sidewalls of the gate stack  
5 in the second active region;  
6           wherein the at least one recess is formed adjacent a disposable spacer.

1   39.    The method of claim 38 and further comprising removing the disposable spacers, and  
2 forming spacers on the sidewalls of gate stack.

1   40.    The method of claim 35 and further comprising forming a second gate stack over the first  
2 active region, wherein the first gate stack and second gate stack each comprises a gate electrode  
3 overlying a gate dielectric.

1 41. The method of claim 17 and further comprising a hard mask overlying the gate electrode  
2 and spacers.

1 42. The method of claim 41 wherein the hard mask comprises multiple layers of material.

1 43. The method of claim 41 and further comprising, after growing the second semiconductor  
2 material, removing the hard mask.

1 44. The method of claim 17 wherein the second semiconductor material is in-situ doped with  
2 a p-type dopant.

1 45. The method of claim 44 wherein the second semiconductor material is in-situ doped with  
2 a dopant selected from the group consisting of boron, indium, and combinations thereof.

1 46. The method of claim 17 wherein the second semiconductor material is in-situ doped with  
2 an n-type dopant.

1 47. The method of claim 46 wherein the second semiconductor material is in-situ doped with  
2 a dopant selected from the group consisting of As, P, Sb, and combinations thereof.

1 48. The method of claim 17 and further comprising, after forming the source and drain  
2 regions, forming a first conductive material on the source and drain regions.

1 49. The method of claim 48 wherein the first conductive material comprises cobalt  
2 germanosilicide Co(SiGe), nickel germanosilicide Ni(SiGe), Co(SiC), or Ni(SiC), or  
3 combinations thereof.

1 50. A method of forming a semiconductor device, the method comprising:  
2 providing a semiconductor substrate comprising a first semiconductor material, the  
3 substrate including a first active region and a second active region, the first active region having  
4 a first gate stack formed thereon and the second active region having a second gate stack formed  
5 thereon;  
6 forming a film over first active region and second active region;  
7 forming spacers on sidewalls of the second gate stack in the second active region;  
8 etching a source recess and a drain recess on opposing sides of the second gate stack, the  
9 source recess and the drain recess spaced from a channel region by the spacers; and  
10 growing a second semiconductor material in the source recess and the drain recess.

1 51. The method of claim 50 wherein the first gate stack and second gate stack each comprise  
2 a gate electrode overlying a gate dielectric.

1 52. The method of claim 51 further comprising a hard mask overlying the gate electrode and  
2 spacers.

1 53. The method of claim 52 wherein the hard mask comprises multiple layers of hard mask  
2 material.

1 54. The method of claim 52 wherein the hard mask comprises silicon oxide, silicon  
2 oxynitride, silicon nitride, or combinations thereof.

1 55. The method of claim 52 and further comprising, after growing the second semiconductor  
2 material, removing the hard mask.



1 56. The method of claim 50 wherein the first semiconductor material comprises silicon.

1 57. The method of claim 56 wherein the second semiconductor material comprises silicon  
2 and germanium.

1 58. The method of claim 56 wherein the second semiconductor material comprises silicon  
2 and carbon.

1 59. The method of claim 50 wherein the semiconductor substrate comprises an insulator layer  
2 underlying the first semiconductor material.

1 60. The method of claim 50 wherein the semiconductor substrate comprises a relaxed SiGe  
2 layer underlying the first semiconductor material.

1 61. The method of claim 60 wherein the first semiconductor material comprises silicon.

1 62. The method of claim 50 wherein the second semiconductor material is in-situ doped with  
2 a p-type dopant.

1 63. The method of claim 62 wherein the p-type dopant is selected from the group consisting  
2 of boron, indium, and combinations thereof.

1 64. The method of claim 50 wherein the second semiconductor material is in-situ doped with  
2 an n-type dopant.

1 65. The method of claim 64 wherein the n-type dopant is selected from the group consisting  
2 of As, P, Sb, and combinations thereof.

1 66. The method of claim 50 and further comprising:  
2 forming a first source region and a first drain region in the first active region oppositely  
3 adjacent to the first gate stack; and  
4 forming a second source region and a second drain region in the second active region  
5 oppositely adjacent to the second gate stack.

1 67. The method of claim 66 and further comprising, after forming the first source region and  
2 the first drain region, forming a first conductive material on the first source region and the first  
3 drain region.

1 68. The method of claim 67 wherein the first conductive material comprises cobalt silicide  
2 CoSi, nickel silicide NiSi, cobalt germanosilicide Co(SiGe), nickel germanosilicide Ni(SiGe),  
3 Co(SiC), Ni(SiC) or combinations thereof.

1 69. The method of claim 66 and further comprising, after forming the second source region  
2 and the second drain region, forming a second conductive material on the second source region  
3 and the second drain region.

1 70. The method of claim 69 wherein the second conductive material comprises cobalt silicide  
2 CoSi, nickel silicide NiSi, cobaltgermanosilicide Co(SiGe), nickelgermanosilicide Ni(SiGe),  
3 Co(SiC), Ni(SiC) or combinations thereof.

1 71. The method of claim 50 wherein forming spacers on sidewalls of the second gate stack  
2 comprises:  
3 forming a disposable film over the second active region including the second gate stack;

4 and

5 forming disposable spacers by etching the disposable film.

1 72. The method of claim 71 wherein the step of forming a film over the first active region  
2 and the second active region comprises the step of forming a disposable film, the method further  
3 comprising forming a masking layer over a portion of the disposable film overlying the first  
4 active region prior to forming disposable spacers.

1 73. The method of claim 71 wherein forming disposable spacers comprises performing a  
2 plasma etch process or a wet etch process.

1 74. The method of claim 71 and further comprising removing the disposable spacers after  
2 forming the source recess and the drain recess.

1 75. The method of claim 74 and further comprising, after growing the second semiconductor  
2 material, forming spacers on sidewalls of the first gate stack and the second gate stack.

1 76. The method of claim 75 wherein the spacers on the sides of first and second gate stacks  
2 are composite spacers.

1 77. The method of claim 50 wherein growing a second semiconductor material comprises a  
2 performing selective epitaxy process.

1 78. The method of claim 50 and further comprising, after growing a second semiconductor  
2 material, selectively growing a first semiconductor material overlying the second semiconductor  
3 material.

1 79. The method of claim 50 wherein the first gate stack and the second gate stack each  
2 include a gate electrode formed from a material selected from the group consisting of  
3 polycrystalline silicon, polycrystalline silicon-germanium, a metal, a metal silicide, a metal  
4 nitride, and combinations thereof.

1 80. The method of claim 50 wherein the first gate stack and the second gate stack each  
2 include a gate dielectric formed from a material selected from the group consisting of silicon  
3 oxide, silicon oxynitride, silicon nitride, hafnium oxide, aluminum oxide, zirconium oxide, or  
4 combinations thereof.

1 81. A method of forming a semiconductor device, the method comprising;  
2 providing a semiconductor layer that includes a first active region and a second active  
3 region;  
4 forming a first gate stack over the first active region and a second gate stack over the  
5 second active region;  
6 forming a dielectric film over the first active region and the second active region;  
7 forming a masking layer over a portion of the dielectric film overlying the second active  
8 region;  
9 forming disposable spacers on sidewalls of the first gate stack by anisotropically etching  
10 the dielectric film;  
11 forming first and second recesses in the first active region substantially aligned with the  
12 disposable spacer;  
13 filling the first and second recesses with a semiconductor material; and

14           implanting source and drain regions in the second active region adjacent the second gate  
15 stack.

1    82.    The method of claim 81 and further comprising, after filling the first and second recesses,  
2 removing the disposable spacers and the dielectric film over the first active region.

1    83.    The method of claim 82 and, after removing the disposable spacers and the dielectric  
2 film, further comprising:

3           forming lightly doped regions of a first conductivity type in the first active region  
4 adjacent the first gate stack;

5           forming lightly doped regions of a second conductivity type in the second active region  
6 adjacent the second gate stack;

7           forming first spacers adjacent the first gate stack and second spacers adjacent the second  
8 stack;

9           forming heavily doped regions of the first conductivity type in the first active region  
10 adjacent the first spacers; and

11          forming heavily doped regions of the second conductivity type in the first active region  
12 adjacent the first gate stack.

1    84.    The method of claim 81 and, after filling the first and second recesses, further  
2 comprising:

3           removing the masking layer from over the second active region;

4           forming a second masking layer over the first active region; and

5           etching the dielectric layer over the second active region to form second spacers adjacent  
6 the second gate stack.

1 85. The method of claim 84 wherein implanting a source region and a drain region comprises  
2 implanting a source region and a drain region in the second active region aligned with the second  
3 spacers.

1 86. The method of claim 85 and further comprising, after implanting the source region and  
2 the drain region, removing the disposable spacers and the second spacers.

1 87. The method of claim 86 and further comprising, after removing the disposable spacers  
2 and the second spacers, forming a first lightly doped region in the first active region adjacent the  
3 first gate stack and forming a second lightly doped region in the second active region adjacent  
4 the second gate stack.